The combined use of GaAs wires with Ohmic contacts formed from bulk wafers, soft lithographic transfer printing techniques, and optimized device designs enables mechanically flexible transistors to be formed on low-cost plastic substrates, with individual device speeds in the gigahertz range and with high degrees of mechanical bendability. These high-speed devices incorporate materials in simple layouts that can be fabricated with modest lithographic patterning resolution and registration. This letter describes their electrical and mechanical characteristics. The results have the potential to be important to certain large-area, "macroelectronic" systems that can provide for high-speed communication and processing capabilities. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2198832͔ Large-area, flexible electronic systems ͑i.e., macroelectronics͒ formed with high-mobility semiconductors are interesting for end applications, in the military and consumer areas, where high-speed communication and/or computation capabilities are required.
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1 Devices with these capabilities might be used together with or as a complement to those based on well explored semiconductors based on organic semiconductors and/or a : Si. Flexible thin film transistors ͑TFTs͒ built with various high performance inorganic materials, such as amorphous/polycrystalline oxides and chalcogenides, 2, 3 polycrystalline silicon 4 as well as single crystalline silicon nanowires 5, 6 and microstructured ribbons, [7] [8] [9] exhibit mobilities ͑10-300 cm 2 V −1 s −1 ͒ that make them potentially interesting for these applications. Our previous work demonstrated that arrays of single crystalline wires of GaAs ͑intrinsic electron mobility of ϳ8500 cm 2 V −1 s −1 ͒ can serve as transport channels for metal-semiconductor field-effect transistors ͑MESFETs͒ on flexible plastic substrates. 10 This letter shows that with optimized designs and fabrication process, this type of device can operate with frequencies in the gigahertz regime, even with modest lithographic resolution, and with good bendability. Simple simulations of device behavior agree well with the experimental observations, and indicate that operating frequencies in the S band ͑5 GHz͒ should be possible.
The basic fabrication strategy is similar to that described elsewhere, 10 but with optimized device geometries and processing methods to enable high-speed operation. GaAs wire ͑with width of ϳ2 m͒ arrays with integrated Ohmic stripes ͑formed by annealing 120 nm AuGe/ 20 nm Ni/ 120 nm Au at 450°C for 1 min in the atmosphere of N 2 ͒ were fabricated from a ͑100͒ semi-insulating GaAs ͑SI-GaAs͒ wafer with epitaxial layer of 150 nm n-GaAs through photolithography and anisotropic chemical etching. [10] [11] [12] A thin bilayer of Ti͑2 nm͒ / SiO 2 ͑50 nm͒ was deposited on the undercut GaAs wires to serve as the adhesive layer to facilitate the transfer printing process as well as to protect the flat surfaces of wires and Ohmic contacts from contamination by organics ͑primarily those that transfer from the surfaces of the stamps͒ involved in the process. This layer can be easily removed by dipping the samples in 1:10 HF solution to expose the clean surfaces of GaAs wires for device fabrication in the sequential steps. In addition, the thin thickness ͑compared with the thickness of photoresist layers which were used as the adhesive layer for transfer printing in our previous work 10 ͒ of this Ti/ SiO 2 layer resulted in the relatively flat surface of plastic poly͑ethylene terephthalate͒ ͑PET͒ sheet, on which GaAs wire arrays were printed with the assistance of a spin-cast thin layer of polyurethane ͑PU͒. The enhanced surface flatness enables deposition of narrow gate electrodes without cracks along their longitudinal direction, thus providing an effective route to increase the operation speed of devices.
The resultant MESFETs on PET substrates ͓see, scanning electron microscope ͑SEM͒ image of a typical transistor with gate length of 2 m as shown in Fig. 1͑a͔͒ exhibit dc transport properties similar to those of transistors built on the mother wafers. Figure 1͑b͒ shows the current flow between source and drain ͑I DS ͒ as a function of gate voltage ͑V GS ͒ ͑inset͒ and as a function of source/drain voltage at different V GS , for a device with gate length of 2 m. The pinch-off voltage at V DS of 0.1 V ͑i.e., linear region͒ is −2.7 V. The on/off current ratio was determined from averaged measurements on many devices to be ϳ10 6 . The devices exhibit negligible hysteresis ͑inset͒, which is particularly important for high-speed response, and good device-to-device uniformity. The statistical results ͑with device numberϾ 50͒ of MESFETs with channel lengths of 50 m and different gate lengths indicate that the dc characteristics are almost independent of the gate length except that devices with larger gate lengths exhibit somewhat lower on/off ratios. The gate length plays a critical role in determining the operating frequencies, as described in the following. The inset of Fig. 2͑a͒ shows the layout of a device designed for microwave testing. Each unit of the test structure contains two identical MESFETs with gate lengths of 2 m and channel lengths of 50 m with a common gate, and probing pads configured to match the layout of the rf probes. In the measurement, the drain ͑D͒ terminal was held at 5 V ͓versus source ͑S͔͒ and the gate ͑G͒ was held at 0 V. The measurement was carried out using Agilent 8720 network analyzer calibrated from 50 MHz to 1 GHz using a standard short-open-load-through ͑SOLT͒ technique on a Cascade Microtech impedance standard substrate. The measurements described below involve no further deembedding, and therefore likely underestimate the actual device speeds.
The small-signal current gain ͑h 21 ͒ can be extracted from the measured S parameters of the device. This quantity exhibits a logarithmic dependence on the frequency of input rf signal ͓Fig. 2͑a͔͒. The unity current gain frequency ͑f T ͒ is defined as the frequency at which the short-circuit current gain becomes unity. 13 This quantity can be extracted by extrapolating the curve of Fig. 2͑a͒ according to a least-square fit of a −20 dB/decade line and locating its x intercept. The value determined in this manner is f T = 1.55 GHz. This device represents the fastest mechanically flexible transistor on plastic, with an f T in the gigahertz regime. We also estimated the rf response of GaAs MESFETs according to the smallsignal equivalent circuit model 14, 15 using the measured dc parameters and the calculated capacities between electrodes. The plot from the simulation result agrees well with the experimental result and yields f T = 1.68 GHz. This model also works well for the transistors with different gate lengths, for example, the experimental f T ͑730 MHz͒ of MESFET with gate length of 5 m is close to that simulated quantity ͑795 MHz͒ ͓Fig. 2͑b͔͒. In the model, only the intrinsic parameters of MESFET are considered because the extrinsic parameters ͑i.e., inductance and resistance associated with probing pads͒ are considered to be negligible. Figure 2͑c͒ compares the measured ͑symbols͒ and calculated ͑dashed line͒ f T of GaAs-wire MESFETs with different gate lengths and channel length of 50 m. The results suggest that f T could be increased significantly by reducing the gate length or by further optimizing the design of the layers in the GaAs mother wafers.
We previously reported some initial measurements of the effects of tensile strains on wire-based MESFETs with gate length of 15 m. 10 Here we look more closely at the behavior of high-speed devices in both compression and tension, up to their fracture point. The measurements consisted of full dc electrical characterization as a function of bending the substrate ͓see Fig. 3͑a͔͒ into concave and convex shapes with different radii of curvature. 8 The convex and concave bend surfaces induce tensile ͑assigned a positive value͒ and compressive strains ͑assigned a negative value͒ on the devices. A device similar to that shown in the inset of Fig. 2͑a͒ was used to evaluate the effect of bending-induced strain on the performance. The saturation current ͑i.e., V DS = 4 V and V GS =0 V͒ increases by ϳ10% with increasing tensile strain to 0.71% ͑corresponding bending radius of 14 mm for the 200 m thick substrate used in this work͒ and drops by ϳ20% with increasing compressive strain to 0.71% ͓Fig. 3͑b͔͒. The current recovers when the substrate is released after bending in either direction, suggesting that deformations of the plastic substrate and the other components of the devices are elastic in this regime. Previous studies on the strained epilayers of Ga x In 1−x As on ͑100͒ GaAs wafers reveal that biaxial stress as well as externally applied uniaxial 
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stress ͑the case similar to this work͒ can cause significant shifts in band-gap energy and valence-band splitting in the epilayers. 16, 17 Tensile strains decrease the band-gap energy thereby increasing the total carrier concentration ͑electrons and holes͒ and enhancing the current flow. By contrast, compressive strains increase the band-gap energy and decrease the current flow. These phenomena are consistent with observations of our devices. At tensile strains above ϳ1%, device degradation occurs, due to fracture of some of the wires ͑or cracking of the gate electrodes͒.
Because the bending strains change the saturated currents by less than 20%, variations in the on/off ratio are determined mainly by changes in the off currents. The change of hole concentration in the valence band and the number of dislocations and surface defects of the n-GaAs layer induced by strain might contribute to the variation of the off current of the transistor. Both tensile and compressive strains can increase the number of dislocations and surface defects, thus increasing the off current of the device. The tensile strain generates additional holes as well as electrons, which will also increase the off current. Compressive strains, on the other hand, lower the hole concentration. As a result, the off current of the MESFET in tension is expected to be higher than that of an unstrained device. The compressive strain has minor effect on the off current of the device. The corresponding on/off current ratio, therefore, should decrease with tension and remains approximately the same with compression. Figure 3͑c͒ gives the dependence of the measured on/off current ratio in the saturation region on strain, showing qualitative agreement with the discussion above.
In summary, the results presented here indicate that GaAs wire-based TFTs can achieve speeds approaching those suitable for rf communication devices and other applications, even with modest lithographic resolution. As a material, GaAs is interesting for these systems because of ͑i͒ the high intrinsic electron mobility of GaAs and its established applications in conventional high frequency circuits, ͑ii͒ the relatively simple processing and relaxed registration requirements for MESFETs, and ͑iii͒ the absence of parasitic overlap capacitances of the type that occur in non-self-aligned metal-oxide-semiconductor field-effect transistors ͑MOS-FETs͒. These properties together with the good bending characteristics make GaAs wire-based transistors promising for applications where high speed, mechanical flexibility, lightweight construction, and compatibility with large-area, printinglike processing are needed. 
